Hands-On Learning
14 written high quality hands-on labs to get you up to speed on TI Processors.
TIME & COST EFFECTIVE
Save time and reduce costs with competitive rates and efficient support.
CLEAN & HIGH QUALITY
Get optimized, stable, tested code that is easy to understand, maintain & reuse.
Need expert help to get to market?
Training Description:
The training provides an understanding of the Jacinto 7 Multicore Processor Architecture from the Boot Process to the system in operation. You learn how to boot the multicore SoC and how to use Inter-Processor communication and synchronization mechanism. The training makes sure that attendees can benefit from their knowledge when working with integrated MCUs running RTOS or Baremetal as well as with Linux on ARM Cortex A72 Cores.
Scale Quickly with Elco Engineers
We have the development services
Your Business needs
We offer fast, affordable, high quality consulting and development services for any OS, any processor, any application. We offer broad experience in operating systems, processors, and protocols—as well as specific expertise in industrial automation, automotive, and IoT. Elco Solutions is your ISO-9001-certified consulting and development partner with 15+ years’ embedded experience and 40+ major contract completions. Find out how we can accelerate your development and meet your budget, schedule, and technical requirements.
Jacinto 7 Training
Workshop Agenda
We will start with setting up the environment to compile code for both Embedded Linux OS running on Arm Cortex A72 and RTOS/Baremetal on integrated R5F MCUs or DSPs. Part 2 highlights the boot flow of the multicore SoC and how to create the necessary components from the bootloaders to the finished embedded Linux or RTOS programs.
- Understand Inter Core Communication using shred memory / IPC
- Deep Dive into IPC Implementation and how to use it
- Lab 4.1: How to use IPC for communication between MCU Domain and Main Domain Cores
- Lab 4.2: Using Rpmessages to communicate between Cores running RTOS/Linux or Baremetal
- Lab 4.3: Implement an IPC Example on ARM Cortex A72 running Linux
- Lab 4.4: Boot the System with A72 running Linux and your own examples on the other cores
Reviews
Testimonials
What People and Clients Think About Us?
Get a FREE, no-obligation consultation
Check out our solutions and services with a FREE, no-obligation 60 to 90-minute consultation.